

REMARKS

I. Introduction

Claims 1-23 are pending in this application, of which claims 1, 11, 13, and 22 are independent. In this Amendment, claims 1, 11-13, 22, and 23 have been amended. Care has been exercised to avoid the introduction of new matter. Support for the amendments to claims 1, 11, 13, and 22 can be found in, for example, the first full paragraph on page 16 of the specification. Claims 12, 13, 22, and 23 have also been amended to correct minor errors.

II. Claim Objection

Objection has been made to claims 12, 13, 22, and 23 because of the informalities. The claims have been amended in this amendment to correct the minor errors identified by the Examiner. Withdrawal of the objection to the claims is, therefore, respectfully solicited.

III. Claim Rejections Under 35 U.S.C. § 103

- 1. Claims 1-7, 10-18, and 21-23 have been rejected under 35 U.S.C. § 103(a) as being unpatentable over Moon et al. (U.S. Patent No. 7,106,292, hereinafter “Moon”) in view of Jeon et al. (U.S. Patent No. 6,690,347, hereinafter “Jeon”).**

With respect to independent claim 1, the Examiner admitted that Moon does not teach, “said shift register circuits and said first dummy shift register circuits include a first circuit section... whose source/drain is connected to said second potential for turning off said first transistor when said second transistor is in on state” (the first full paragraph on page 4 of the Office Action). However, the Examiner asserted that Jeon teaches the missing features of Moon and concluded that it would have been obvious to modify the circuit of Moon based on the teachings of Jeon to arrive at the claimed subject matter.

Applicant submits that Moon and Jeon, either individually or in combination, do not disclose or suggest a display including all the limitations recited in independent claim 1. Specifically, the applied combination does not teach, among other things, the following limitations recited in claim 1 (emphasis added):

wherein said shift register circuits and said first dummy shift register circuits include a first circuit section having a first transistor of first conductivity type whose drain/source is connected to a first fixed potential, a second transistor of first conductivity type whose drain/source is connected to the source/drain of said first transistor and whose source/drain is connected to a second fixed potential, and a third transistor of first conductivity type whose drain/source is connected to a gate of said first transistor and whose source/drain is connected to said second fixed potential for turning off said first transistor when said second transistor is in on state.

In the second full paragraph on page 4 of the Office Action, the Examiner identified transistors NT₁, NT₂ and NT₄ shown in Fig. 7 of Jeon as the claimed first to third transistors. In Jeon, the source/drain of the first conductive type second transistor (NT₂) is connected to the second potential (VSS), while the drain/source of the first conductive type first transistor (NT₁) is connected to the first potential CK which is a clock signal (see column 11, lines 39-40). Applicant invites the Examiner's attention to Jeon's transistor NT₁ connected to a clock signal.

On the other hand, in the claimed subject matter, the source/drain of the first conductive type second transistor is connected to the second fixed potential (e.g., HVDD in Fig. 2), while the drain/source of the first conductive type first transistor is connected to the first fixed potential (e.g., HVSS in Fig. 2). Applicant emphasizes that the claimed first transistor is connected to the fixed potential but transistor NT₁ of Jeon identified as the claimed first transistor by the Examiner is connected to a pulsed potential (clock) which is variable. Accordingly, Jeon does not teach, among other things, the claimed first transistor of the first conductivity type whose drain/source is connected to a first fixed potential at least because transistor NT₁ of Jeon is not connected to a fixed potential.

It is noted that transistor M1 shown in Fig. 7 of Moon may correspond to transistor NT₁ of Jeon. The drain of Moon's transistor M1 is connected to clock terminal CK similar to Jeon. Therefore, Moon does not teach, among other things, the claimed first transistor, and thus, does not cure the deficiencies of Jeon.

Based on the foregoing, Moon and Jeon, either individually or in combination, do not disclose or suggest a display including all the limitations recited in independent claim 1. The above discussion is applicable to independent claims 11, 13, and 22. Dependent claims 2-7, 10, 12, 14-18, 21, and 23 are also patentably distinguishable over Moon and Jeon at least because these claims include all the limitations recited in independent claims 1, 11, 13, and 22, respectively.

It is noted that with respect to independent claims 11 and 22, the Examiner identified transistor NT₅ shown in Fig. 7 of Jeon as the claimed fifth transistor, and asserted that transistor NT₅ is connected between the fourth transistor (NT₃) and the first potential (CK). However, the source/drain of the fifth transistor (NT₅) of Jeon is connected to the source/drain of the fourth transistor (NT₃) and the gate of the first transistor (NT₁). Therefore, Applicant believes that Jeon does not teach the fifth transistor (NT₅) connected between the fourth transistor and the first potential.

Applicant, therefore, respectfully solicits withdrawal of the rejection of claims 1-7, 10-18, and 21-23 under 35 U.S.C. § 103, and favorable consideration thereof.

- 2. Claims 8, 9, 19, and 20 have been rejected under 35 U.S.C. § 103(a) as being unpatentable over Moon in view of Jeon, and further in view of Hebiguchi et al. (U.S. Patent No. 6,295,046, hereinafter "Hebiguchi").**

Claims 8 and 9 depend on independent claim 1, and claims 19 and 20 depend on independent claim 13. Applicant thus incorporates herein the arguments made in response to the rejection of independent claims 1 and 13 under 35 U.S.C. § 103(a) for obviousness predicated

upon Moon in view of Jeon. The Examiner's additional comments and reference to Hebiguchi do not cure the deficiencies of the applied combination of Moon in view of Jeon. Applicant, therefore, respectfully solicits withdrawal of the rejection of the claims and favorable consideration thereof.


IV. Conclusion

Accordingly, it is urged that the application, as now amended, is in condition for allowance, an indication of which is respectfully solicited. If there are any outstanding issues that might be resolved by an interview or an Examiner's amendment, Examiner is requested to call Applicant's attorney at the telephone number shown below.

To the extent necessary, a petition for an extension of time under 37 C.F.R. 1.136 is hereby made. Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, to Deposit Account 500417 and please credit any excess fees to such deposit account.

Respectfully submitted,

McDERMOTT WILL & EMERY LLP



Tomoki Tanida
Registration No. 60,463

600 13th Street, N.W.
Washington, DC 20005-3096
Phone: 202.756.8000 SAB:TT:amz
Facsimile: 202.756.8087
Date: September 9, 2008

**Please recognize our Customer No. 20277
as our correspondence address.**